This project demonstrates hardware/software co-simulation between a SystemVerilog testbench, a C++ DPI layer, and a Python reference model. The goal is to verify a hardware AES-128 ECB encryption core ...
AES-128 encryption with CBC mode Text and file encryption/decryption Modern user interface with tabbed design Support for custom initialization vectors (IV) File system integration Enter your secret ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results